A Hardware-assisted Modulo Scheduling, Placement and Routing Algorithm for Stream Computing in Coarse-Grained Reconfigurable Architectures

Waldir Denver Meireles Filho
Departamento de Informatica
Universidade Federal de Vicsa
Vicsa, 36570-000, Brazil
waldir.filho@ufv.br

Ricardo Ferreira
Departamento de Informatica
Universidade Federal de Vicsa
Vicsa, 36570-000, Brazil
ricardo@ufv.br

ABSTRACT
This work presents a hardware implementation of a on-the-fly algorithm which performs three tasks: scheduling, placement and routing for stream computing. The algorithm is a module scheduling heuristic for a coarse-grained reconfigurable architecture (CGRA). The algorithm maps a dataflow graph to compute data streams into a CGRA on the fly. The algorithm and the CGRA are implemented as a virtual layer over a commercial FPGA. The dataflow mapping is edge oriented. Each edge is mapped on average 6 clock cycles. The performance is two orders of magnitude better than a C-based FPGA soft-core implementation. Moreover, the proposed configuration unit has a very low cost, less than 1000 LUTs.

Categories and Subject Descriptors
C.1.3 [Other Architecture Styles]: Reconfigurable Architectures, Run-time, Hardware-Assisted Algorithm

General Terms
Performance, Pipeline

Keywords
CGRA, FPGA, Placement, Routing, Scheduling, Modulo Scheduling

1. INTRODUCTION
Reconfigurable architectures are flexible as a software solution and has high performance as a hardware solution. There are two possibilities: FPGA and CGRA. A CGRA (Coarse-Grained Reconfigurable Architecture) consisting of a large number of word level functional units (FU). These architectures, in which the reconfiguration occurs at the functional level, ensuring greater flexibility while reducing the overhead of reconfiguration simplifying the mapping procedures. However, there are only few CGRA commercial architectures [7]. One solution is to implement a CGRA as a virtual layer over a commercial FPGA [4, 2]. Even for CGRA, the configuration memory could have a large size [1]. One approach is to generate the configuration at runtime and store only few configurations during the execution time. As the user application should be mapped to the target architecture on the fly, the mapping should be simple and direct. In addition, the mapping should be implemented at hardware level.

The goal is to develop an algorithm to map a dataflow in a reconfigurable architecture at runtime. The modulo scheduling algorithm or MSA [6] maps a dataflow by using pipeline and spatial computations. For instance, if the dataflow graph has 10 nodes and the architecture has only 5 units, the MSA could generate a pipeline implementation with at least two temporal partitions. Each partition will implement 5 nodes in the best case. The partition number will be the initial interval (II) to insert data streams at the pipeline datapath. Even if $II = 2$, the instruction level parallelism (ILP) will be high, $ILP = 5$ for the previous example. The MSA performs three steps: scheduling, placement and routing. As these problems are NP-complete, the MSA could be very time consuming as the approach proposed in [6]. Recently, a polynomial MSA heuristic by using a global interconnection network has been presented in [4]. This approach simplifies the placement and the routing complexity. The execution time is reduced to milliseconds and it could be implemented in a Just-in-Time (JIT) compiler.

We propose to simplify even more this previous work [4] by using a hardware assistant implementation of a modulo scheduling, placement and routing (MSPR). Instead of using a JIT compiler, our approach could be directly implemented at runtime. Two versions will be presented. The first one has only one temporal partition and the dataflow should be smaller to be fit into the CGRA. The second one uses more than one temporal partition when the dataflow is bigger than the CGRA. The experimental results show a fast and very low cost FPGA implementation of the MSPR algorithm.
2. SINGLE CONFIGURATION

The first algorithm does not handle any temporal partitions and it is an edge-oriented approach. Each dataflow edge represents a dependency between two operations. Each node is an operator such as an adder or multiplier which will be placed at a dedicated FU. The edges are implemented by network connection or the routing step. Each FU has one output and two inputs. The FU is connected to a global network.

The MSPR presented here is a greedy heuristic. This approach is based on the algorithm proposed in [4]. Each graph edge is visited only once, unlike previous work where during the scheduling, the nodes are visited more than once. Moreover, while the work of [4] is designed to be incorporated into compilers JIT (just-in-Time), our greedy heuristic is designed to be implemented in hardware. For more details about modulo scheduling and SPR algorithms, the readers are referred to [6, 5, 4].

The graph depicted in Fig. 1a shows the context of applications where data streams are received every clock cycle. The data are processed in pipeline fashion. The datapath should be balanced, which is achieved by inserting registers as shown in Fig. 1b. For this example, the data values from E would arrive early than the data from F to be computed in G. The nodes work in a synchronous manner and there is one register at each input (not shown).

The algorithm is implemented as an FSM and it uses only few registers and four small distributed memories: scheduling time, placement table, and two routing tables. At each step, a dataflow edge \( x \rightarrow y \) is visited. The FSM flow is based on edge type. There are four scenarios (see Fig. 1a).

The algorithm is implemented as an FSM and it uses only few registers and four small distributed memories: scheduling time, placement table, and two routing tables. At each step, a dataflow edge \( x \rightarrow y \) is visited. The FSM flow is based on edge type. There are four scenarios (see Fig. 1a).

The algorithm is implemented as an FSM and it uses only few registers and four small distributed memories: scheduling time, placement table, and two routing tables. At each step, a dataflow edge \( x \rightarrow y \) is visited. The FSM flow is based on edge type. There are four scenarios (see Fig. 1a).

The FSM is illustrated in Fig. 2a. On average, three or four FSM states are traversed for each dataflow edge. The data structures for the scheduling, placement and routing are shown in Fig. 2b and Fig. 3. As it is a hardware based implementation, the memories are distributed and many operations are performed in parallel. The memory NodeTime stores the node scheduling time. The memory Node2FU stores the placement table, where a node is mapped to a FU. Finally, two routing tables, one for each FU input, are used to the routing step (Net A and Net B in Fig 3). The other hardware resources are multiplexers, registers and simple operators (as an adder or comparator).

The whole system is illustrated in Fig. 4. This work focus on the MSPR implementation (black box) which processes on-the-fly a dataflow specification. The output of MSPR is sent to the reconfiguration memory which programs the CGRA to execute a stream application. Fig. 1c depicts the mapping of the first example in the CGRA. The CGRA is based on the proposed architecture presented in [4]. The CGRA consists on a set of FU and an interconnection network. For this work, we suppose a crossbar interconnection network. The
crossbar network simplifies the routing to a single assignment. However, the implementation cost is $O(n^2)$, which is a problem to implement large CGRA in FPGA, when the number of FU is bigger than 32 units. For large networks, a multistage as proposed in [4] could be used. An extra routing unit should be added too [4].

3. MULTIPLE CONFIGURATIONS

In previous section, we assume that the architecture has enough operators and registers to a single step dataflow mapping. Our greedy algorithm should be able to map a graph bigger than the target architecture. Let us suppose a CGRA with only three FUs. Let us consider the dataflow depicted in Fig. 1b, where there are five nodes including a register. Moreover each node has an output register which is not shown for ease of explanation. At least two temporal partitions are needed (see Fig. 5b and c). The nodes $D$, $E$ and $G$ are mapped in the first configuration (Cfg 1). The node $F$ and the register are mapped in the second configuration (Cfg 2). The initial interval (II) to insert the data streams will be 2. The latency will be 3 and the throughput will be 2 as the II. The ILP is at least 2. In addition, different FUs in the same configuration could process data in different time. For instance, node $D$ computes a data at $T_3$ (the third element inside the stream), and node $G$ placed in the same configuration is computing a data at time $T_1$ (first element) as shown in Fig. 5a.

This simple example has been used to explain the MSPR behavior when the size of dataflow is bigger than the CGRA. If the CGRA has 64 FUs, it is possible to map a 100 node dataflow in two temporal partitions as shown in next section. The II will be 2 but the ILP will be 50 and most FUs will be used.

4. EXPERIMENTAL RESULTS

The one step MSPR algorithm has been implemented in an FPGA Virtex6 as shown in Tab. 1. Column $N$ shows the maximum number of nodes or FU supported for the target architecture. The source code has been written in VHDL. The code is parametrized as function of $N$. Columns $LUT$, $FF$ depict the number of slice LUTs and slice registers after the P&R steps by using Xilinx Webpack ISE 14.2. For small values of $N$, the Xilinx tools automatically implements the memories by using LUTs. For large values of $N$, Column $Mem$ shows the number of embedded RAM modules which are used to implement the MSPR. The FSM Column displays the maximum clock cycle. The MSPR uses very low resources as shown in Tab. 1, even for large values of $N$. For instance, MSPR uses only 199 LUTs for a target architecture with 64 FUs, which could compute up to 64 operations in parallel.

Tab. 2 depicts the resources for MSPR with several configurations. Column $FU$ displays the maximum of CGRA Functional Units. As this MSPR version could fit graph bigger than the CGRA, Column $Cfg$ depicts the maximum number of configurations or temporal partition supported by
Table 1: FPGA Resources for One Step

<table>
<thead>
<tr>
<th>N</th>
<th>LUT</th>
<th>FF</th>
<th>Mem</th>
<th>Clk (Mhz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td>82</td>
<td>59</td>
<td>0</td>
<td>302</td>
</tr>
<tr>
<td>64</td>
<td>199</td>
<td>123</td>
<td>0</td>
<td>275</td>
</tr>
<tr>
<td>256</td>
<td>519</td>
<td>315</td>
<td>4</td>
<td>262</td>
</tr>
<tr>
<td>1024</td>
<td>1973</td>
<td>1097</td>
<td>4</td>
<td>162</td>
</tr>
</tbody>
</table>

Table 2: 2,4,8 and 16 Configurations

<table>
<thead>
<tr>
<th>N</th>
<th>FU</th>
<th>Cfg</th>
<th>LUT</th>
<th>FF</th>
<th>Mem</th>
</tr>
</thead>
<tbody>
<tr>
<td>32</td>
<td>16</td>
<td>2</td>
<td>137</td>
<td>85</td>
<td>0</td>
</tr>
<tr>
<td>128</td>
<td>64</td>
<td>2</td>
<td>284</td>
<td>197</td>
<td>2</td>
</tr>
<tr>
<td>512</td>
<td>256</td>
<td>2</td>
<td>812</td>
<td>581</td>
<td>6</td>
</tr>
<tr>
<td>64</td>
<td>16</td>
<td>4</td>
<td>239</td>
<td>128</td>
<td>0</td>
</tr>
<tr>
<td>256</td>
<td>64</td>
<td>4</td>
<td>626</td>
<td>336</td>
<td>2</td>
</tr>
<tr>
<td>1024</td>
<td>256</td>
<td>4</td>
<td>2004</td>
<td>1096</td>
<td>11</td>
</tr>
<tr>
<td>128</td>
<td>16</td>
<td>8</td>
<td>308</td>
<td>203</td>
<td>1</td>
</tr>
<tr>
<td>512</td>
<td>64</td>
<td>8</td>
<td>949</td>
<td>594</td>
<td>3</td>
</tr>
<tr>
<td>256</td>
<td>16</td>
<td>16</td>
<td>723</td>
<td>334</td>
<td>3</td>
</tr>
</tbody>
</table>

The MSPR algorithm has been tested over a set of dataflow graphs available in [3] as shown in Tab. 3. Columns Name, N show Benchmark name and node number. Column Reg shows the number of added register to balance the edges for pipeline execution. Column FU depicts the number of Functional Units of the target CGRA. Column MII shows the minimum pipeline initial interval. The minimum II is computed by (N + Reg)/FU. Column II shows the II reaches by the MSPR algorithm. If MinII = 1, the one step MSPR is used, otherwise more than one temporal partition will be computed. Column FSM displays the total number of clock cycles to execute the MSPR algorithm. Column MBBlaze shows the number of cycles spent by a C equivalent implementation running on the MicroBlaze. The MicroBlaze is a soft processor core designed for Xilinx FPGAs.

The hardware MSPR version is at least $23 \times$ faster than the MicroBlaze C implementation for the smooth dataflow graph. For the best case, the arf benchmark, our hardware MSPR is up to $150 \times$ faster than a C based soft-core implementation. The FSM will requires only 172 clock cycles in comparison to the 25,398 MicroBlaze cycles. Moreover, the MSPR uses less than 200 LUTs, while a MicroBlaze uses around 2000 LUTs. Therefore, the hardware version is up to three orders of magnitude faster than the soft-core C implementation. The MicroBlaze version used is MB 8.00.B. It is configured with barrel shifter and block memory of 128kb and without cache and floating-point units.

Let us consider collapse benchmark and the CGRA performance. As the $N = 65$, a pipeline version will execute in 65 clocks for each stream element. A parallel version, as the $II = 2$, will archive a throughput equals to 2. Therefore, the ILP will be $N/2 = 32.5$, or 32 operations will be executed in parallel every clock cycle.

The CGRA reconfiguration time is at least 374 clock cycle (see Tab. 3). Then, if the input stream length is greater than $374/65 = 5.75$ or 6, the stream pipeline execution will be faster than the sequential pipeline. If the data stream is bigger, for instance a 1,000 element stream, the speedup will achieve a value close to $32 \times$, for this example.

5. CONCLUSIONS

This work present a hardware-assistant implementation for a module scheduling, placement and routing algorithm. The algorithm has been implemented as an on-the-fly configuration unit for a CGRA. The experimental results show that the modulo scheduling unit could achieve a good performance ($50 \times$ faster than a softcore) by using few FPGA resources (less than 1000 LUTs). Future works will include less expensive interconnection networks as a multistage network proposed in [4].

6. REFERENCES


