BDBComp
Parceria:
SBC
A Lookup Table Method for Optimal Transistor Network Synthesis

Anderson Santos da SilvaVinicius CallegaroRenato P. RibasAndré I. Reis

This paper presents a lookup table based method for switch networks and logic gates implementation. The proposed approach is able to deliver optimal transistor networks for all Boolean functions up to four inputs. Results show a new transistor count lower bound for P-class and NPN-class for four inputs logic gates.

http://www.lbd.dcc.ufmg.br/colecoes/sim/2011/0028.pdf

Caso o link acima esteja inválido, faça uma busca pelo texto completo na Web: Buscar na Web

Biblioteca Digital Brasileira de Computação - Contato: bdbcomp@lbd.dcc.ufmg.br
     Mantida por:
LBD