BDBComp
Parceria:
SBC
Carolina NevesJosé Luís GüntzelFernanda Kastensmidt

State-of-the-art CMOS circuits are sensitive to faultscaused by single event transients (SETs). Traditionally,the circuit SET propagation analysis is performed bycircuit simulation. Although very accurate, circuitsimulation demands long execution times. In this paper,we propose and evaluate an alternative method to analyzeSET propagation in CMOS logic circuits. Such methoduses a timed-logical computation, avoiding circuitsimulation. Preliminary results have shown that theproposed method is very accurate when compared toHspice simulations.

Moonline: um ambiente de aprendizagem cooperativa baseado na Web para apoio às atividades extraclasse

http://www.lbd.dcc.ufmg.br/colecoes/sforum/2006/005.pdf

Caso o link acima esteja inválido, faça uma busca pelo texto completo na Web: Buscar na Web

Biblioteca Digital Brasileira de Computação - Contato: bdbcomp@lbd.dcc.ufmg.br
     Mantida por:
LBD