BDBComp
Parceria:
SBC
Modeling a Reconfigurable System for Computing the FFT in Place via Rewriting-Logic

Mauricio Ayala-RinconRodrigo B. NogueiraCarlos H. LlanosRicardo P. JacobiReiner W. Hartenstein

The growing adoption of reconfigurable architectures opens new implementation alternatives and creates new design challenges. In the case of dynamically reconfigurable architectures, the choice of an efficient architecture and reconfiguration scheme for a given application is a complex task. Tools for exploration of design alternatives at higher abstraction levels are needed. This paper describes the modeling and simulation of a dynamically reconfigurable hardware implementation of the fast Fourier transform (FFT) using rewriting-logic. It is shown that rewriting-logic can be used as a framework for fast design space exploration, providing a quick evaluation of different reconfigurable solutions.

http://ieeexplore.ieee.org/iel5/8726/27627/01232830.pdf?tp=&arnumber=1232830&isnumber=27627

Caso o link acima esteja inválido, faça uma busca pelo texto completo na Web: Buscar na Web

Biblioteca Digital Brasileira de Computação - Contato: bdbcomp@lbd.dcc.ufmg.br
     Mantida por:
LBD