Cesar Albenes Zeferino,  Altamiro Amadeu Susin. 

Networks-on-chip (NoCs) interconnection architectures, to be used in future billion-transistor systems-on-chip (SoCs), meet the major communication requirements of these systems, offering, at the same time, reusability, scalability and parallelism in communication. Furthermore, they cope with other issues like power constraints and clock distribution. Currently, there are a number of research works which explore different features of NoCs. In this paper, we present SoCIN, a scalable network based on a parametric router architecture to be used in the synthesis of customized low cost NoCs. The architecture of SoCIN and its router are described, and some synthesis results are presented.

http://ieeexplore.ieee.org/iel5/8726/27627/01232824.pdf?tp=&arnumber=1232824&isnumber=27627

Processando consulta.