BDBComp
Parceria:
SBC
ME64 - A Highly Scalable Hardware Parallel Architecture Motion Estimation in FPGA

Diogo ZandonaiSergio BampiMarcel Bergerman

Digital video compression is a computationally intensive task, in which motion estimation accounts for a significant portion of the arithmetic operations. This paper presents ME64, a dedicated scalable hardware architecture for fast computation of motion vectors. ME64 is a highly parallel architecture, based on a matrix of 64 processing elements at its core, an I/O interface, and comparison and control units. The proposed architecture was implemented in an FPGA to treat reference and search blocks of 8/spl times/8 and 15/spl times/15 pixels, respectively. ME64 is scalable to be able to cover larger search blocks if needed. It implements the full search algorithm using the SAD criteria. ME64 was fully described in VHDL and prototyped in the Xilinx XC2S150 FPGA device, with a maximum frequency of 33 MHz. Using this FPGA device, ME64 reaches 2.1 GOps (billions of 8-bit operations per second) and 107.32 frames (640/spl times/480 pixels) per second. The results herein presented validate the ME64 against a software implementation, using an external I/O data driver.

http://ieeexplore.ieee.org/iel5/8726/27627/01232812.pdf?tp=&arnumber=1232812&isnumber=27627

Caso o link acima esteja inválido, faça uma busca pelo texto completo na Web: Buscar na Web

Biblioteca Digital Brasileira de Computação - Contato: bdbcomp@lbd.dcc.ufmg.br
     Mantida por:
LBD