BDBComp
Parceria:
SBC
A Methodology for CMOS Low Noise Ampli.er Design

Elkim RoaJoao Navarro SoaresWilhelmus Van Noije

An intuitive strategy for CMOS low noise amplifier (LNA) design, compromising noise and linearity performance optimization, is presented. Analytical expressions for noise factor and IM3 are derived. The gain and power dissipation are considered pre-fixed parameters for this approach. A 2.4 GHz LNA has been designed and simulated in a 0.35 /spl mu/m CMOS technology to validate the proposed methodology.

http://ieeexplore.ieee.org/iel5/8726/27627/01232800.pdf?tp=&arnumber=1232800&isnumber=27627

Caso o link acima esteja inválido, faça uma busca pelo texto completo na Web: Buscar na Web

Biblioteca Digital Brasileira de Computação - Contato: bdbcomp@lbd.dcc.ufmg.br
     Mantida por:
LBD