An Architect's Workbench for Reconfigurable Computing

I. SkliarovaA. B. Ferrari

This paper describes an FPGA implementation of a 32-bit processor core, together with a set of tools developed to support the design of processor cores for reconfigurable computing. The basic architecture is a subset of the MIPS16 ISA, which is a 16-bit version of the MIPS architecture aimed at embedded systems. The tools constitute a computer architect workbench allowing for the definition of new instructions through the specification of the micro-programs to implement them, the simulation of step-by-step instruction execution with the visualization of the control signals generated and the corresponding data flow in the data-path.

Caso o link acima esteja inválido, faça uma busca pelo texto completo na Web: Buscar na Web

Biblioteca Digital Brasileira de Computação - Contato:
     Mantida por: