An 9-Bit Parallel Pipelined Multiplier based on the 3-bit Recoding from Booth's Algorithm

Laércio CaldeiraTales Cleber PimentaEvandro D. C. Cotrim

This paper presents the design of a 9-bit parallel multiplier based on the Booth's Algorithm using a 3-bit recoding. Although mentioned as "possible" in the literature, there are no references of its implementation. This multiplier offers a higher multiplication speed over the traditional implementation using only 2 bits, and offers a good speed/area ratio.

Caso o link acima esteja inválido, faça uma busca pelo texto completo na Web: Buscar na Web

Biblioteca Digital Brasileira de Computação - Contato:
     Mantida por: