This work aimed at improving energy efficiency of a Network-on-Chip by applying and evaluating techniques to reduce the dynamic power dissipated by the network. Clock gating and data encoding techniques were applied in experiments based on SystemC simulation and synthesis in FPGA. Results confirmed the effectiveness of these techniques in reducing the switching activity, and identified limitations of the FPGA technology for the implementation of the evaluated techniques. João Garcia, João Leitão, Paulo Ferreira.
Buscar na Web